Question 7 OF 25
TIME LEFT
42:15
MULTIPLE CHOICE
In Verilog, which block is used to describe sequential logic?
A
always @(*)
B
always @(posedge clk)
C
assign
D
initial
← Previous
Not answered
Save and Next →
Camera off
